

FIG. 1




FIG. 2A

READ ACCESS,CACHE HIT




FIG. 2B

READ ACCESS,CACHE MISS




FIG. 2C

WRITE ACCESS,CACHE HIT




FIG. 2D

WRITE ACCESS,CACHE MISS




FIG. 3A

CYCLE #1:WRITE ACCESS,CACHE MISS




FIG. 3B

CYCLE #2:WRITE ACCESS,CACHE MISS




FIG. 3C

CYCLE #3:WRITE ACCESS,CACHE MISS




FIG. 3D

CYCLE #4:WRITE ACCESS,CACHE MISS




FIG. 4A




FIG. 4B




FIG. 5




FIG. 6




FIG. 8A




FIG. 8B




FIG. 9




FIG. 10




FIG. 11




FIG. 12

WAYO

CAA0

	V0[0]	V0[2]	D0[0]	D0[2]					
	{V0[1] } V0[3]}		{D0[1] } D0[3]}		TAG				
0									
1						0000010			
2	0	1	1	1	0	1	1	1	0000010
	⋮								
63									

CDA0

	DATA[0]	DATA[1]	DATA[2]	DATA[3]
0				
1				
2		N	O	P
	⋮			
63				

WAY1

[illegible]

FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18A




FIG. 18B




FIG. 18C




FIG. 19A




FIG. 19B




FIG. 20

